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Abstract 
We investigate properties of the relativized AC and NC hierarchies in their DLOGTIME-, 
respectively, ALOGTIME-uniform setting and show that these hierarchies can be characterized 
in terms of adaptive reducibility in deterministic (poly)logarithmic time, i.e. in time O(log n)’ for 
i 2 0. Using this characterization, we substantially generalize various previous results concerning 
the structure of the two hierarchies. 
1. Introduction 
The concept of reducibility is a central one in complexity theory. Intuitively, a 
problem A is reducible to a problem B when an algorithm for B can be efficiently 
transformed into an algorithm for A. Loosely speaking, the complexity of A is bounded 
by the complexity of B “plus” the complexity of the reduction. Here, a natural assum- 
ption is that the complexity of the reduction should not be greater than the complexity 
of the problem we are reducing to. With the study of smaller and smaller complexity 
classes finer and finer reductions using lesser and lesser resources have become nece- 
ssary. At the extreme end, we have reducibilities via constant depth circuits [14] or 
LOGTIME reducibility [lo], suitable for studying completeness for classes such as 
(uniform) AC0 and NC’. 
Reducibilities can also be used to characterize complexity classes. For example, the 
classes d; [22] and 0; [24] are, respectively, the closure of NP under polynomial- 
time Turing and truth-table reducibility. 0; has a variety of further characterizations 
* Partially supported by DAAD and Spanish Government (Accibn Integrada 13 I-B, 3 13-AI-e+s/zk). 
* Corresponding author. 
’ Research partially supported by the ESPRIT Basic Research Actions Program of the EC under contract 
No. 7141 (project ALCOM II). E-mail address: alvarez@lsi.upc.es. 
‘On leave until March 1995, visiting Dept. L.S.I. of Univ. Politbcnica de Catalunya supported 
by a Habilitationsstipendium of Deutsche Forschungsgemeinschafi (DFG-Je 154 2/l). E-mail address: 
jenner@lsi.upc.es. 
0304-3975195609.50 @ 1995 -EIsevier Science B.V. All rights reserved 
SSDI 0304-3975(95)00033-X 
184 C. Alvarez, B. Jennerl Theoretical Computer Science 148 (1995) 183-205 
by other types of reducibilities, e.g., logspace Turing reducibility or reducibility via 
(unifo~) AC’ circuits (for an overview see [17]). 
A further recent example are the AC and NC hierarchies. Wilson shows that any 
class of these hierarchies can be characterized by applying AC’ or, alternatively, NC’+’ 
reducibility to lower classes [26]. Hence, when applied to classes in the NC and AC 
hierarchies, AC’ and NC”+’ reducibility coincide. More precisely, it holds for i>O, 
j31: 
ACi+j = AC’(@) = Nc”l(Aci), 
Wilson argued in [26] that a further investigation of the circumstances under which 
AC’ and NC’+’ reducibili~ coincide may be helpful in understanding the relationship 
between the classes AC’ and NC’ . ‘+I His results are not completely satisfying for the 
following two principal reasons: 
(1) Wilson’s proofs do not relativize, and hence it was left open whether AC’ and 
NC’+’ reducibility also coincide when applied to classes not in the AC or NC hierarchy. 
For the classes L and NL (dete~inistic and nondete~inistic logspace) this question 
was solved positively in [3] with the help of adaptive logspace Turing reductions. But 
unfortunately, the proof techniques apply only to these two particular cases. 
(2) The techniques used in [26,3] essentially presuppose logspace uniformity of the 
circuits, which is unsatisfactory for the low level classes AC* and NC’, since then 
the complexity of the circuit cons~~tor exceeds the compiexi~ of the circuit. Here 
DLOGTIME-uniformity [S, 1 l] and ALOGTIME-uniformity [20, IO] is preferable. 
In this article, we show how the above mentioned two problems can be overcome 
by introducing the notion of adaptive reducibility in deterministic logarithmic and 
polylogarithmic time, i.e. in time O((logn)‘) for i>O (DLOG’TIME reducibility). This 
reducibility is not the same as the usual ~onff~ptive (poly)log~t~ic-time reducibil- 
ity. For example, any class AC’, NC’+’ is closed under the deterministic logtime re- 
ducibility of Buss [lo], but closure under DLOG’TIME reducibility would collapse the 
AC and NC hierachies: Our main theorem shows that adaptive DLOG’TIME reductions 
are strong enough to decompose (or build up) the relativized AC and NC hierarchies 
of functions. Any set in the class NC i+j+l can be characterized by applying adaptive 
DLOGiT~ME reducibili~ to a function in the class FNC?' , and, analogously, any set 
in the class AC’+j by applying DLOG’TIME reducibility to a function in FACj for 
i, j > 0. (Since DLOG’TIME reducibility for technical reason reduces to functions, here 
FACj and FNCj+’ denote the classes of functions (rather than the class of languages) 
corresponding to ACj and, respectively, NCi+’ circuits). More precisely, it holds for 
i, j >,O and arbitrary fimction class F: 
AC’+j(F) = DLOG’TIME(FACj(<i)) = AC’(FACj(P)), 
NC”+j+‘(P) = DLOG’TIME(FNCj+‘(P-)) = NC”+‘(FNCi+‘(9)), 
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where it suffices to assume DLOGTIME- and, respectively, ALOGTIME-uniformity 
rather than logspace uniformity for the AC and NC circuits. As a corollary, we give 
an answer to the question raised by Wilson in [26] “Under which circumstances do 
relativized NC”’ and AC’ coincide?” that generalizes the previous answers of [3,6] 
to this question: AC’ and NC’+’ reducibility coincide for all i 30 when applied to 
a function class 9 if they coincide on 9 for i = 0, i.e., if AC’(T) = NC’(F). In 
particular, this is the case if F is closed under NC’ reducibility. Hence, the drawbacks 
stated in (1) and (2) above are completely overcome. First, our results do not only 
apply to the special cases L and NL, but are so general as to apply to any class known 
to be closed under NC’ reducibility, like LOGCFL [23,9] or optL [4]. Secondly, our 
results hold for uniformities below logspace. 
Furthermore, we also show that DLOG’TIME reducibility has other interesting prop- 
erties. Besides decomposing parallel classes, this reducibility also decomposes classes 
that may rather be called “sequential”: first, “small” simultaneously space and time 
bounded classes, and, second, classes defined via polynomial-time bounded oracle Tur- 
ing machines that may query O(log’n) times an oracle function. 
Our paper is organized as follows. In Section 2 we define DLOG’TIME reducibility 
and the uniformity conditions for circuits with arbitrary functional oracle gates. In 
Section 3 we show the decomposition results for “sequential” classes obtainable with 
DLOG’TIME reductions. In Section 4, we state some normal form lemmas for AC’ 
and NC’+’ circuits, and finally, in Section 5, we present the main result concerning 
the decomposition of the AC and NC hierarchies by DLOG’TIME reductions, using 
the normal forms obtained before. 
2. DLOG’TIME-reducibility and circuit classes 
In this section, we define the notion of adaptive DLOG’TIME reducibility and the 
uniform circuit classes that we will consider. 
Throughout this paper log’ n means the function max( 1, [log, nl’). All logarithms are 
to the base two. Let .Z be a fixed alphabet that contains a special (padding) symbol 
$. We treat sets of words over C, which when required we will think of codified over 
the set (0, 1 }. The empty word is denoted by i. The length of a word w is denoted 
by 1 w /. If m is a number then ) m 1 refers to the length of a (standard) binary encoding 
of m. In particular, Ilogn 1 denotes the length of the binary encoding of the smallest 
integer i with i > logn; for example, for n = 22’ we have ) log n 1 = i + 1. Functions 
f map (0, 1 }* into (0, 1 }*, and are such that there exist a DLOGTIME computable 
function h that determines the length of the values of f for inputs of length n, i.e. 
for all x1,x2 with 1x11 = 1x21 it holds If( = jf(x2)l = h(xi) = /Z(Q). This is a 
condition implicitly given if the function belongs to a logtime uniform circuit class, 
and in particular it implies that f is polynomially-length bounded, i.e., that for all x, 
I f(x) I < Ix Ik for some constant k. 
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2.1. Adaptive DLOG’TIME reducibility 
For sublinear time, the standard Turing machine model with its sequential input 
access does not make sense, since only a prefix of the input could be read. To enable 
access to any bit of the input, we will use a known variant of the standard model (see 
e.g. [20, 10,7]). 
An indirect-access machine is a usual Turing machine that additionally has a special 
tape (input index tape) to access the input and four distinguished states (“read input”, 
“input l”, “input 0 ” “input undefined”). When a string i is written in the input index , 
tape and the machine is in the special state “read input” then it enters either the “input 
1” or “input 0” state, depending on the ith bit of the input. We assume that the input is 
written in the leftmost cells of the input tape. If an input position greater than the input 
length is queried, then the machine enters a special state “input undefined”. We will 
further assume that the content of the input index tape is not erased after querying the 
input. (The latter two assumptions allow us to compute the input length in logarithmic 
time (see [lo], where this was credited to Dowd).) 
Definition 2.1. Using the machine model described above we define the complexity 
classes DTIME(O(log’ n)) for i 2 0. We denote DTIME(O(log n)) by DLOGTIME. 
These complexity classes are language classes (classes of O-l functions). The corres- 
ponding function classes FDTIME(O(log’n)) are defined in the obvious way by suppl- 
ying the indirect-access machine with an additional output ape. Note that such functions 
have “small” outputs of length O(log’n) for inputs of length n. 
By introducing nondeterminism or alternation the machine model described above 
gives rise to the classes NLOGTIME or, respectively, ALOGTIME (see [20] for such 
machines). 
The concept of adaptive polylogtime reducibility is defined by attaching a functional 
oracle to the indirect-access machine in the following way. 
An indirect-access machine with adaptive oracle queries to an oracle function is an 
indirect-access machine augmented with additional tapes and distinguished states: 
l a write-only (oracle) query tape, and a query index tape, 
l a read-only (oracle) answer tape, and an answer index tape, 
l “query write b” (b E C), “query write undefined”, 
l “query oracle”, “query undefined”, 
l “read answer”, “answer b”, “answer undefined”. 
The query tape and answer tape are bounded in size by a polynomial p in the 
length of the input x of the machine and may be (indirectly) accessed via their index 
tapes for writing and reading. The machine may construct queries on the query tape 
and will receive the answer (the value of the particular oracle function) on the oracle 
answer tape by entering the state “query oracle”. To access the kth bit b of the answer, 
the answer index tape is used in the same fashion as the input index tape: When a 
string k is written in the answer index tape and the machine is in the special state 
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“read answer”, it enters the “answer b” state. To change the kth bit of the query to 
bit b, the query index tape is used analogously: When the string k is written in the 
query index tape and the machine is in the special state “query write b”, the kth bit 
of the query is overwritten by b. Just as for the input index tape, we assume that 
querying or writing in any bit position k that exceeds the size of the answer or query 
tape (i.e., k > p( Ix I)), the machine enters the “answer undefined” or “query undefined” 
state. 
We assume that the input x of the machine is written initially in the query tape 
and all index tapes are cleared. Whenever the machine is in the special state “query 
oracle” and the query tape currently contains the string u = uiu2 . . . up(~,.l), uj E C and 
the query index tape contains the string k, we assume the following to happen in one 
step, if k<p((x\): 
(1) the oracle answer f(ul . . . ok) appears on the answer tape, 
(2) the contents of the query tape (u) is substituted by the string xf(ui . . . Uk), 
where both tapes are padded up to their sizes with the symbol $. The contents of any 
of the other tapes, including all the index tapes remain the same. If k > p(lxj), the 
machine enters the “query undefined” state. 
Note that this model is slightly different from the one in [5]. 
Definition 2.2. For i 2 0, DLOG’TIME(S) is the class of languages that can be comp- 
uted by O(log’n)-time bounded indirect-access machines with adaptive oracle queries 
to a function in 9. If .9 is a language class (i.e., a class of O-l functions), then we 
obtain with the above model a DLOG’TIME Turing reducibility. 
Observe that condition (2) ensures adaptivity because the last oracle answer may be 
part of the next query, and it also ensures “monotonicity”, i.e., A G DLOGiTIME(cA) 
for i 2 0 and all languages A with characteristic function CA. 
2.2. Boolean circuits 
Boolean circuits with bounded fan-in are finite directed acyclic graphs with nodes 
or gates up to indegree 2 with a certain label or type. Nodes of indegree zero are 
the input nodes x0,x1,. . . ,x,-l or nodes labelled 0 or 1; nodes with indegree one are 
labelled 7 or id (the identity function), and nodes with indegree two are labelled A or 
V. Some of the nodes are specified as output nodes yo, yi, . . . , y,_i . In circuits with 
unbounded fan-in there is no restriction on the indegree of the v and A nodes, which 
in this case are also called existential and universal, respectively. 
A circuit family {C”} := (Cl,Cz,...) computes a function f, if the output of C,, on 
input x of length n is the same as f(x) for all X. If f(x) E (0, 1) for all x, i.e., there 
is only one output node in each circuit of the family, then we can also say that {C,,} 
accepts the set of all x for which f(x) = 1. For a circuit C, the size of C size(C), 
is the number of nodes C contains. The depth of C, depth(C), is the length of the 
longest path from some input node to some output node. 
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We will allow our circuits to have access to oracle gates, which compute the value 
f(x) for a functional oracle f : {O,l}’ ---f (0, l}m (see [ 151). Note that usually ora- 
cle nodes determine the membership of a string x in an oracle set; this corresponds 
in our approach to taking m = 1, i.e. using a O-1 valued function f instead of the 
set Lf := {x 1 f(x) = 1) ( see e.g. [25,26]). For unbounded fan-in circuits, oracle 
nodes have depth 1. In the case of bounded fan-in circuits an oracle gate with k in- 
puts and k’ outputs contributes log(k + k’) to the depth of the circuit. This is the 
standard way of counting the depth of oracle nodes (see e.g. [lS]). The reason for 
this choice is that the use of an oracle gate for, say an unbounded fan-in existential 
gate g, should be charged alike as would be the bounded fan-in subcircuit comput- 
ing g that has depth logarithmic in the number of its inputs. Hence, charging oracle 
gates in dependence of their fan-in ensures closure of all AC’, NC’, i2 1, under NC’ 
reducibility. 
2.3. Uniformity 
We restrict ourselves to uniform circuit families for which the codification of the nth 
circuit may be “easily” determined from n. There exists a variety of uniformity condi- 
tions (see e.g. [20, 10,8, 111) that for AC’ or NC’+’ with i 2 1 mostly give rise to the 
same class, namely logspace-uniform AC’ or NC jfl For i = 0 there are differences and . 
much effort has been devoted in particular to develop uniformity conditions for which 
AC”= LH (LH is the logtime hierarchy of Sipser [21]) and NC’=ALOGTIME. Ta- 
ble 1 summarizes the known results. Note that by results of [l, 161, PARITY separates 
AC0 and NC’. 
In the following we generalize the notions of extended and direct connection lan- 
guage [20] to be applicable to circuits with oracle gates of arbitrary fan-in and fan-out. 
For both bounded fan-in or unbounded fan-in circuits we assume that each oracle gate 
number is a triple (0, k, k’) that contains the fan-in k and fan-out k’ of gate o. (Here 
any codification suffices for which the fan-in and fan-out of any oracle gate can be 
determined in DLOGTIME.) To be able to refer to the n input gates and m output 
gates of a circuit C,, in DLOGTIME, we assume that the input gates are numbered 
0, l,..., n - 1 and the output gates 21Size(cn)i,. . . ,2isize(cn)l + m - 1. (Here again any 
convention suffices that allows to compute the number of the jth input or output gate 
in DLOGTIME.) 
For a bounded fan-in circuit C with or without oracle gates, let g be a gate and 
let p E ([0], [l], [k, k’, i, j])* be such that k, k’,i, j E (0, 1)‘. Then g(p) (for p # II) 
is the gate reached when p is followed as a path towards the inputs of C by starting 
at g going left (or right) when [0] (or [l]) appears and following input i + 1 when 
[k, k’, i,j] appears. [k, k’, i, j] stands for an oracle gate with fan-in k and fan-out k’ that 
is reached via its j + 1 st output and left via its i + 1 st input, 0 < i < k - I, 0 <j Q k’ - 1. 
For example, g([ 11) is the right input gate of g, and g([O][ 1 1, 1, 10, 01) is the 3rd input 
of an oracle gate (with fan-in 3 and fan-out 1 that has been reached via its first output) 
of the left input to g. Note that it is not standard to include the fan-in and fan-out of 
C. Alvarez, B. Jenner I Theoreticul Computer Science 148 (1995) 183-205 189 
Table 1 
Uniformities for AC0 and NC’ 
Logspace-uniform NC’ (= UBc-uniform NC’ ) 
I 
ALOGTIME = ALOGTIME-ECL-uniform NC’ (=UE* -uniform NC’) [20] 
= ALOGTIME-Formula-language-uniform NC’ [lo] 
= DLOGTIME-DCL-uniform NC’ (=(io-uniform NC’) [S] 
= DLOGTIME-ECL-uniform NC’ (=CTE-uniform NC’) [20] 
= DLOGTIME-Formula-language-uniform NC’ [8] 
LH = DLOGhME-XX-uniform AC0 [8,1 l] 
= DLOGTIME-Expression-language-uniform AC0 [8] 
= FO-DCL-uniform AC0 [8] 
= FO-Expression-language-uniform AC0 [8] 
= FO-definable languages [8] 
oracle gates in their gate names. But for the proofs of our results it is essential that 
this information is encoded in the path descriptions. 
For a bounded fan-in circuit family {C,,} with or without oracle gates, the extended 
connection language ECLc consists of all 4-tuples (x, g, p, y), where 
0 jxl=n, 
l g E {O,l}* (g is the gate number), 
l y E {input,O, l,output,~,id, A,V,oracfe} U (0, l}* (v is either gate type or gate 
number), and 
l p E ([0], [l], [k, k’, i,j])* with 1 pi <2.log(size(C,,)) such that (i) if p = i then y is 
the type of gate g, and (ii) if p # A then y is the gate number of g(p), including, 
if g(p) is an oracle gate, the number of g(p)‘s outputs. 
ECLc encodes local information about the wiring of C, within distance 2.log(size(C,)). 
For unbounded fan-in circuits, we are only interested in the information about direct 
wiring between two gates. We define for an unbounded fan-in circuit family {C,,} 
with or without oracle gates the direct connection language DCLc as above, except 
P E (2, WI, W, k’, MI such that (i) if p = A then y is the type of gate g, (ii) if 
p = [0] then y is the gate number of an input to g, (iii) if p = [k, k’, i,j] then g is an 
oracle gate (with fan-in k and fan-out k’) and y is the i + 1st input to g, including if 
y is oracle gate, the number of y’s output. (j is redundant in this case.) 
Definition 2.3. An unbounded fan-in circuit family with or without oracle gates {Cn} is 
DLOGTIME-DCL-uniform if there is a DLOGTIME machine that recognizes DCLc. 
A bounded fan-in circuit family with or without oracle gates {Cn} is DLOGTIME- 
ECL- (ALOGTIME-ECL-uniforn) if there is a DLOGTIME (ALOGTIME) machine 
that recognizes ECLc. 
Note that for circuits without oracle gates these notions yield the corresponding 
notions in [8, 11,201. 
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Definition 2.4. We denote by FAC’, FNC ‘+’ for i > 0 the class of functions computable 
by DLOGTIME-DCL-uniform unbounded fan-in and, respectively, ALOGTIME-ECL- 
uniform bounded fan-in circuit families {Cn} of polynomial size, and polylogarithmic 
depth, i.e., size(C,) = no(l) and depth(C,,) = O(log’n), respectively, depth(C,) = 
O(log’+’ n). The corresponding classes of languages (O-l functions) are denoted by AC’ 
and NC’+‘, respectively. If the circuits contain functional oracle nodes for a function 
f we get the classes FAC’(f),FNC’+‘(f), and for a class of functions 9, we define 
FAC’(9) := UfeT FAC’(f) and, similarly, FNC’+‘(F). The corresponding classes 
of languages are denoted without the prefix “F”. 
Note that we have defined the classes NC’+‘(f) in terms of ALOGTIME-ECL- 
uniformity rather than with the stronger notion of DLOGTIME-ECL-uniformity, or 
DLOGTIME-DCL-uniformity as for the AC classes, although there is no difference 
here for the unrelativized classes (see Table 1). But it is not clear that the proof 
for the equivalence in the case of NC’ relativizes. The proof for our main result 
works for both ALOGTIME-ECL-uniformity (even for NLOGTIME-ECL-uniformity, 
i.e., the extended connection language can be accepted by an NLOGTIME-algorithm) 
as well as DLOGTIME-DCL-uniformity, but does not seem to work for DLOGTIME- 
BCL-uniformity. Nondeterminism is needed to guess and check subpaths of a given 
path to achieve decomposability in Lemma 5.5: Assume that we are given a path 
in a circuit C, that results from substituting the oracle gates by their corresponding 
subcircuits. Then we are confronted with the problem of decomposing the path into 
parts that correspond to former subcircuits. The only solution to achieve this deter- 
ministically seems to be in following the path step by step. But this consumes up 
to time O(log2 n). Hence we use nondeterminism for guessing the different parts of 
the path, and, afterwards, we verify the guesses using the ALOGTIME algorithms 
for the ECL of the original circuit family and the circuit family of the oracle func- 
tion. 
Also in Lemma 4.1 (contrary to the maybe too optimistic claim in [5]) we need 
nondeterminism to solve the following subproblem: Given: (x,g, p, y), g, y gates of 
circuit C, and p E ([0], [ 11)” a path description, Problem: does a prefix of p describe 
a path from g to y? 
3. Some properties of DLOG’TIME reducibility 
For O-1 functions (i.e., sets), adaptive DLOG’TIME reducibility provides a DLOG’ 
TIME Turing reducibility, and in particular, a DLOG’TIME Turing reducibility. Many 
complexity classes are closed under the latter, e.g. AC’, NC’, L, NL, AC’, SC’ for 
i 2 1, and NC-j for j 2 2. Closure under DLOG’TIME Turing reducibility for i 2 2 seems 
to hold only for the class SC’ (see [ 191 for these classes). What can be said when 
DLOG’TIME reducibility is applied to arbitrary (other than O-l) functions? In Section 
5 we will see that for any (function) class 9 closed under FACO (FNC’ ) reducibility, 
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like the functional versions of the classes mentioned above, there is a precise charac- 
terization of DLOG’TIME(9) in terms of AC’ (NC’+‘) circuits with oracle gates for a 
function in p. In this section, we obtain characterizations of the class DLOG’TIME(S) 
for function classes Y that are not known to be closed under FAC’ or FNC’ reducibil- 
ity. The two results presented below may be interpreted as decomposition results of 
“sequential” classes by DLOG’TIME-reducibility. 
Denote by DSPACE,TIME(O(logk n), O(log’ n)), for k, 120, the class of languages 
that are accepted by simultaneously O(logk n)-space bounded and O(log’ n)-time boun- 
ded Turing machines. 
Proposition 3.1. For all 0 <i < j it holds 
DSPACE,TIME (O(log’ n), O(log’+j n)) = DLOG’TIME(FDTIME(O(log’ n)). 
Proof. For the inclusion from left to right, let M be a machine that is simultaneously 
c.log’ n-space and c.log’+j n-time bounded, for a constant c. We divide the computation 
of A4 on input x in log’ n steps of size c.log’ n. After step k, M will be in configuration 
ck. Note that any configuration of M is bounded in size by O(log’ n). To simulate the 
computation of A4 on a given input x, define an oracle function fM, fM(x$ck) = ck+l, 
where ck+l is the successor configuration of ck in a computation of M on input X, 
if it exists, and Ck otherwise. Let the first bit of ck indicate whether ck is a final 
accepting configuration or not. It is not hard to see that f E FDLOGjTIME. To 
simulate A4 with f as oracle, a machine M’ writes the query X$CO, where CO is the 
initial configuration of M, in the oracle query tape and then just queries log’n times. 
After each query, a unary counter initially set to log’ n is decremented, and M’ stops 
querying when the counter reaches 0. The adaptive query mechanism ensures that 
successively x$c~,x$ci,x$c~, . . ,x$cIogt n are queried, since the input x and the last 
oracle answer ck are always part of the following query. With the query x$ctOsl n, there 
will eventually be a final configuration of M on M’s oracle answer tape, and M’ can 
check acception or rejection by looking at its first bit. 
For the inclusion from right to left, we completely simulate the O(log’ n)-time 
bounded base machine inclusive the oracle computation. For this, we need time bounded 
by the product of the time of the base machine and the time of a machine for the oracle 
function, i.e. O(log’+‘). Since i < j, the space used by the base machine is bounded by 
the length of the oracle answers, and the simulation thus consumes space O(log’n). 
0 
As the following example shows, DLOG’TIME reducibility can sensibly be applied to 
both sequential classes (like e.g. FDLOGTIME) and parallel classes (like e.g. FNC’). 
Proposition 3.1 yields for i = j = 1: 
DSPACE,TIME(O(log n), O(log* n)) = DLOGTIME(FDLOGTIME). 
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Consider the corresponding “parallel class” that is obtained by alternating simultane- 
ously logspace and O(log2)-time bounded Turing machines. This class was shown to 
be equivalent to NC2 by Ruzzo and our main theorem in Section 5 characterizes it by 
DLOGTIME reducibility as follows: 
ASPACE,TIME(O(log n), O(log2 n)) = NC2 = DLOGTIME(FNC’ ). 
Our second example of a decomposition result for sequential classes concerns the 
class P,,sk(F) of languages that are accepted by polynomial-time bounded oracle 
Turing machines that may query O(logk n) times, k 20, an oracle function in the 
function class 9. Here DLOG’TIME-reducibility nicely separates the logarithmic adap- 
tiveness and “sequential” computation power of Plog,(9) computations into the compl- 
exity of the base machine on the one hand, and the computational power of its oracle, 
on the other. 
Proposition 3.2. Let 9 be an arbitrary class of functions. Then, 
Pi,sl+j(9) = DLOG’TIME(FPi,,j(S)) for i,j > 0. 
Proof. For the inclusion from left to right, let x be an input of an Pi,,s,+,(f) machine 
M with oracle function f E 9. Assume that the number of queries of A4 on inputs 
of length n is exactly c . log’+j n - 1 for a constant c. Let x be an input of length 
n. Let Vi E (0, l}* U {T, I} be the ith oracle answer of A4 on input x, if 1 <i < 
c . log’+’ n, and ui = T, or respectively, Vi = I, if M accepts x or rejects x, if i = 
c. log’+’ n. Define a function g that enlarges the sequence of the first k oracle answers 
of M on input x by the next c . log n oracle answers, with g(x$[ui, ~2,. . . , uk]) = 
[~I,...,vk,~k+l ,...,uk+clogjnl for x E {O,l}*, and k 80. Clearly, g E FPi,sj( f ). As in 
the proof above, now it suffices for a DLOG’TIME machine with adaptive oracle g 
to query just log’n times and then check the last bit of the final answer for acception 
(T) or rejection (I). 
The other inclusion is obtained via straightforward simulation. Observe that a poly- 
nomial-time bounded machine can store any of the polynomially length bounded oracle 
answers and hence can produce a complete new query that consists of input, last oracle 
answer and the new constructed part. The time bound of the base machine and the 
query bound on the transducer for the oracle yield a bound of O(log’+j n) on the 
number of queries. q 
In particular, we obtain Pt,,i(NP) = DLOG’TIME(FPi(NP)) (compare with [12]) 
and a new characterization of 0; = DLOGTIME(FPi(NP)). 
Results similiar to Proposition 3.2 hold also for adaptive logspace reductions [3] 
(for relationships between adaptive DLOG’TIME reducibility and adaptive logspace 
reductions see [2]). 
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4. Normal form circuits for NC’+‘(F) and AC’(F) 
In this section we state two normal forms for circuits with oracle gates. We will use 
these lemmas in the proof of our main theorem in the next section. The first lemma 
states that any AC’ or NC’+’ circuit with oracle gates can be transformed such that 
it becomes “easily” divisible into subcircuits of the same depth, where “easily” means 
that the number of the subcircuit a gate g of C belongs to depends only on g’s gate 
number. The second lemma states that any of such subcircuits can be resolved by one 
oracle node, and hence the whole circuit by a chain of oracle nodes. In both lemmas 
ALOGTIME-ECL-uniformity of the NC circuits and DLOGTIME-DCL-uniformity of 
the AC circuits is preserved. Similar lemmas for logspace-uniform circuits without 
oracle gates are implicit in [26], but for the most parts the proofs do not carry over 
because new subtleties arise if oracles are present in the circuits and the circuits are 
logtime uniform. 
Let C be a circuit. For any gate g of C, let leueZc(g) = 0, if g has indegree 0, 
and let Zeuelc(g) be the maximal number of nodes on a path from some node with 
indegree 0 to g, otherwise. C is levelled, if (1) for any gate g of C, ZeveZc(g) is part 
of the gate name of g, and (2) no gate at any level p is connected with some gate at 
level less than p - 1 in C. C is divisible, if C is (1) levelled, and (2) for all gates of 
C, depthc(g) d 2 . leuelc(g). 
For AC circuits, the depth of the oracle gates contributes 1 to the circuit. Hence all 
gates g of such a circuit satisfy ZeveZc(g) = depthc(g), and when the circuit is levelled 
it is easily divisible into subcircuits of the same depth by looking at the gate numbers 
only. Difficulties arise for NC circuits. Here the depth of a gate g essentially depends 
on the fan-in and fan-out of the oracle gates that occur on paths between the inputs 
and g. For an NC circuit C with n inputs, level,-(g) and depth,(g) of a gate g may 
differ by up to a logarithmic factor, i.e., level=(g) <depth&g) < k. log n. leveZc(g) for 
some constant k, for example, when C has on its first level an oracle gate with fan-in 
n, or when C has a path which is a chain of oracle nodes each having fan-in O(n). 
The following lemma shows that we can bound the difference between level and depth 
of an NC circuit by a factor of 2, which is the case for divisible circuits. 
Lemma 4.1. Let f be a function. Then the following holds for i 80 : 
For any NC’+‘(f) (or, respectively, AC’(f )) circuit family there is an equivalent 
diuisible‘NC’+‘( f) (AC’( f )) circuit family that obeys the same uniformity. 
Proof. We state the proof for the more involved NC case. (As argued above, the AC 
case is simpler, since any levelled AC circuit is already divisible. It suffices here to 
apply the refined levelling technique (Part II of the proof) without the introduction 
of a “set-off subcircuit.) This proof consists of two parts. We first transform a given 
circuit C, so as to ensure that level and depth of all gates differ at most by a factor 
of 2. To achieve this, we use an idea of Peter Rossmanith (see also [6]) and add chains 
of identity gates before the inputs of the oracle gates. We then refine a technique of 
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[9] used by Wilson for his decomposibility results ([26, Theorem 3.21) to become 
applicable for NC circuits with oracle gates maintaining logtime uniformity and the 
previously achieved bound on the gap between depth and level. 
Let {Cn} be an NC’+‘(f) circuit family with oracle gates for a function f. Let 
circuit C, have size p(n) and q(n) output gates, for some polynomials p,q. 
Part Z of the prooj We first construct an NC circuit family {CL}, for which CA 
is as C,, except that between any oracle gate g in C, and each of g’s inputs a chain 
of length log(fan-in(g) + fan-out(g)) of identity gates is added. The circuit CA satisfies 
depthc,(g) < 2 . levels; for all gates g, since adding the identity gates increases the 
depth Af any gate at most by a factor of 2, but the level of each gate g increases by the 
sum of the depths of the oracle gates on a path with maximal depth leading to g. To 
ensure logtime uniformity, the gate names of gates in CA will indicate whether the gate 
is a “copy” of a gate in C, and of which gate, or whether the gate is a new identity 
gate, and in this case also, which element it is in the chain and to which input gate of 
the corresponding oracle gate in C,, it belongs to. More precisely, assume that the gates 
of C,, are numbered 0 to p(n), and let in the following gk be an arbitrary nonoracle 
gate in C,, with left input gk, and right input gk,, and gi be an arbitrary oracle gate in C,, 
with inputs giO, gi,, . . . , gi,_!. Let mi =fan-in(gi) and ti = log(fan-in(gi) +fan-out(gi)). 
CL will contain one copy for each gate of C,,, and additionally m . ti identity gates for 
any oracle gate gi of C,. The gate numbers of the gates of Ci are given by triples as 
follows: 
g(O,a,k), g(o,a,i) denote the “copies” of gate gk and, respectively, gi in C,,, 0 <k, i < 
p(n) - 1. A gate and its “copy” have the same type. 
g(i,i, 1) denotes the I+ 1 st identity gate of the chain added between oracle gate gi of 
C, and its jth input, O<j<mi - 1, O<Z<ti - 1. 
The inputs of g(a,a,i) are g(i,c,l,_t), . . . ,g(i,,,_l,t,_l), i.e., the last element of each 
identity chain added between gi and its inputs. 
The inputs of g(a,a,k) are the COpies g@$,&,) and g(o,a,k,) of the left and right inputs 
gk, and Sk, of gk. 
The input of an added identity gate g(i,j,l) is g(i,i, l-t), if l> 1, and g(o,o,i,), if 1 = 0. 
It is not hard to see that each gate g(a,O,k), g(a,a,i) of {CA} computes the same function 
as gk, respectively, gi, in {Cn}. Hence {Cn} and {CL} are equivalent. Moreover, it can 
be proved by induction on the levels of CA that depthcA(g),<2. leveZc;(g) for any gate 
g in CA. 
The logtime uniformity of CL results from the fact that paths without oracle nodes 
are basically the same in C,, and Ci, and in descriptions of paths that contain oracle 
gates the parts corresponding to added chains of identity gates can be easily identified 
and deleted, since the fan-in and fan-out of the oracle gates form part of the path 
description. Equally, if a path leads to an added identity gate or starts from an added 
identity gate g, then the corresponding oracle gate can be detected from the name 
of g. 
Let M be the logtime machine that accepts ECL C, the extended connection language 
for {C,,}. We will describe the acceptance behaviour of a logtime machine M’ that 
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accepts ECLcl. For a gate number g given by the triple (i,j, 1) define the following 
two predicates that describe whether a gate is an admissible copy (A) or an added 
identity gate (B): 
A(g)- i=j=O, for Odi,I<p(n)-1; and 
B(g) 3 i # 0 and (x,i,A,oracle) E L(M), for Odidp(n) - 1, Obj<mi - 1, and 
O<l<ti - 1. 
For paths p define the predicate C that describes admissible path descriptions of 
paths that contain oracle gates: 
C(P) = “P = pa0 pv, 01 pa, pv202 pa2 . . . pv,orpa, pv,+, with 
l oi = [ki, k:, in;, outi], for 0 < ki, k,!, ini,outi < p(n) - 1, denoting the ith oracle gate 
in P, 
l pv, E ([O],[l])*, for 1 <i<r + 1 d enoting a subpath that corresponds to a path 
in C,. 
l pQ E [O]*, pa, = [O]iog(k,+k:), for 1 <i <r - 1, and pR, E [O]” ‘“g(klfk:), denoting the 
subpath that corresponds to the complete (the first case) or part of the identity chain 
added before oracle gate oi (pa, # A iff the path begins with an added identity gate, 
and if pa, # [O]10g(k7+k:) then p”,,, = A, because p leads to an added identity gate)“. 
Denote by p” the path that results when in p those cc-parts that are preceded by 
o-parts are deleted, for example, j5 = plxopv,ol pvzo2 . . . ~~,o~p~,+~. 
We distinguish two types of queries, type queries and path queries, depending on 
whether for a given input (x, g, p, y), p = A or not. Type query inputs (x, g, 1, y) with 
g = (i,j, 1) are accepted by M’ if either g is an original gate, i.e., A(g), (x, 1, A, y) E 
L(M), or g is an added identity gate, i.e., B(g), y = identity. Path query inputs 
(x, g, p, y) with g = (i,j, I), y = (?,j’, Z’) and p E ([0], [ 11, [k, k’, i,j])* are accepted 
by M’, if C(p) and either of the following two cases hold: 
Case 1: p does not contain oracle gates, i.e., p E ([0], [ 11)‘. Then p either is 
l a path between two copies, 
i.e., A(g), A(Y), (x, L P, 0 E Wf), or 
l a path between an added identity gate and a copy, 
i.e ., A(g), B(Y), P = [WP 3 
(x, i, [fan-in(gi),fan-out(g;),j, O]p’, I’) E L(M) (when a path p begins with an oracle 
gate g, the number of g’s output is irrelevant and we simply set it to 0), or 
l a path between two identity gates, 
i.e., B(g), B(y), i = i’, j = j’, p = [O]“-‘. 
Case 2: p contains oracle gates ol,. . . , Ok. Then p either is 
l a path between two copies, 
i.e., A(g), A(Y), (4 1, k, I’) E L(M), or 
l a path between a copy and an identity gate, 
i.e., A(g), B(Y), 
p = p’[f&in(gi, ),fan_out(gi, ),j’, k~]0l%(fa~-~h,~ )+fan-out(gt~ ))-I’, 
O<j’@n-in(gil) - 1, O<k’<fan-out(gif) - 1, (x,l,p,i) E L(M), or 
l a path between an identity gate and a copy, 
i.e., B(g), A(y), p = [O]‘+‘p’ (the prefix corresponds to an identity chain), 
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E L(M) (here again the number of g’s output is irrelevant), or 
l a path between two identity gates, 
i e B(y) B(y) p = [O]‘+‘p’ . ., 
p’ = p”[>un-in;gi/ ),fun-oUt(g:j )yj’y k’][O] log(fan-in(gtt )+fan-ouf(g,r ))-I’
0 6 j’ <fan-in(gi~ ) - 1, 0 6 k’ <fan-out(gi~ ) - 1, (x, i, j’, i’) E L(i). 
It is not hard to see that the predicates A, B, C and hence both type and path queries can 
be answered by h4’ in logtime using subroutine calls to M. Consequently, the circuit 
family {CL} has the same uniformity, DLOGTIME-ECL-uniformity or ALOGTIME- 
ECL-uniformity as {C,,}. 
Part II of the proof. Following basically the “levelling” technique used by Wilson 
in [26], we now transform {CA} to become levelled and hence divisible. Denote size 
and depth of C,!, by p’(n) = nk, d’(n) = c. log’+’ n, respectively. 
The levelling technique yields a circuit D, of d’ levels each containing p’ gates, one 
for each gate of CA, where each level takes all its inputs from the previous level ac- 
cording to the connections of CL. Furthermore, each gate in D, reflects its level number 
and its corresponding gate name in CA as part of its name. However, since our circuit 
C,!, may contain oracle gates, it can be the case that the level of such a gate g is smaller 
than log@n-in(g) + fun-out(g)) and hence smaller than g’s depth. In order to avoid 
this situation, we simply add a “set-off’ subcircuit of sufficient depth O(log(p’(n))) in 
the lower part of D, that only contains identity gates filed up to chains. 
We now state a more precise description of the new divisible circuit family {Da} 
equivalent to {CA}. Let t’ = t’(n) = 2/‘“snl+k, t” = t”(n) = 2~‘“sn~‘(t+1)fc’. Note 
that t’ = O(log(p’(n))) and t” = O(log(d’(n))). Furthermore, it is not hard to see that 
t’, t”, t’+ t” can be computed in logtime given any input of length n. Each level, level,, 
of D,, for 0 < r 6 t’+ t” - 1 either belongs to the set-oflpurt of D,, (levels 0 d Y < t’ - 1 ), 
to the borderline part (level t’) or to the main part (levels t’ + 1 <t’ + t” - 1) that 
look as follows: 
0 Set-ofSpurt: 
Level r for 0 <r < t’ - 1 contains one gate gtr,+ for 1 Q I <k = fun-out(g,) for 
each oracle gate go in CL and one gate g(r,S,o) for each non-oracle gate gs in C,‘,. 
For Zevelo, if gS is an input gate in Ci, gate g(o,S,o) is an identity gate. Otherwise, 
g(o,S,r) is a constant 0 gate. For level,, 1 <r < t’ - 1, any gate g(r,S, [) is an identity 
gate with input g+l,s,l). 
l Borderline part: 
Level t’ contains one gate g(tf,S,o) for each gate gS in CL. If gS is an input gate in CL, 
g(ff,S,o) is an identity gate with input g(tj-l,s,o). Otherwise, g(rt-l,s,o) has the same 
type as gS and the kth input of g(tt,s,~) is the corresponding kth input of gS in level 
t’ - 1. If this is the k’th output of an oracle gate go then the input of g(tl,S,o) is the 
gate g(P-l,o,k’). 
l Main part: 
Level r for t’ + 1 <r Q t’ + t” - 1 contains one gate gcr,$,o) for each gate gS in CA. If 
gS is an input gate in C,,, g(r,S,o) is an identity gate with input g(,_I,S,o). Otherwise, 
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g(r,s,o) has the same type as gS and the kth input of g(l,S,o) is the corresponding kth 
input of gS on level,_, . 
l The output gates of D, are g(I~+l~~-l,OUt,,o), . . .,g(t~+f~~-l,OUfy,O) corresponding to the 
output gates gout,,. . . ,gout, of CA. 
It can be proved by induction on the level number r that if r>levelc;(g,) + t’, 
then gate gcrs,/) in D, has the same value gS in the original circuit C~. Hence for any 
input x the output gate g(~~+t~/_i,o,,o) computes the same value as go,, which means 
that the circuit family {Dn} computes f. Furthermore, apart from being levelled D, 
is also divisible, because the construction ensures that it holds Y = depth,“(g(,, I)) = 
leveZD,(g(,,,)), for any gate s in the first t’ levels of D,, and for higher levels it can 
be shown by induction on the level number that depth,“(g(,,,l)) 62 leoelD,(g(,,Y, 1) ) 
taking into account that 
l we may assume by Part I of the proof that deptQ(g,)62 . levelc;(g,) holds for 
each gate gS in CL, and that 
l t’ was chosen such that t’> log($un-in(g,) +fun-out(g$)). 
It remains to prove that {Dn} is logtime uniform. For a gate number given by 
the tuple (r, S, 1) it can be determined in logtime to which of the three parts (set- 
off, borderline, or main part) the corresponding gate belongs. Hence using subroutine 
calls to the machine M’ that accepts ECLc,, the type query inputs (x, g, A, y) with 
g = (T,s, I) of ECL D can be easily solved in logtime. Path query inputs (x,g, p, y) 
with g = (Y,s, I) and y = ( T’,s’, 1’) are accepted, if one of the following three cases 
holds: 
Case 1: p describes a path in the “set-off part of D, consisting of identity chains 
only, i.e., Y, Y’ < t’ - 1, s = s’, I = I’, and p = ([O])l’-‘, or 
Case 2: p describes a path crossing level,,, the borderline part of D,, 
i.e., r > t’ - l,r’<t’ - 1, and 
l p consists of a subpath pf in C’: that leads to a non-oracle gate gS, and of a chain 
of identity gates, 
i.e., 1’ = 0, I = 0, p = p’[Olf’-“, ( x,s’, 2, oracle) @ L(M), (x,s, p’,s’) E L(W), or 
l p consists of a subpath p’ in CA that leads to an oracle gate gst, and of a chain of 
identity gates, 
i.e., I’ # 0, I = 0, p = p’[Olf’-“, (x,s’, &oracle) E L(M’), 
(x,s, p’mn-in(g,)&n-out(g,), 0,&s’) E L(M) (when a path leads to an oracle gate 
y the number of y’s input is irrelevant and we may set it to 0). 
Case 3: p describes a path in the main part of D,, 
i.e., Y, r’ > t’ - 1, and 
l p is a path on an identity chain passing the input values downward, 
i.e., s = s’, I = 1’ = 0, (x,s, A, input) E L(M), p = [O]r’-r, or 
l p is a path in CL, 
i.e., I = I’ = 0, (x,.4, A, input) @ L(M’), (x,s, p,s’) E L(M’), 
(x,s, 2, input) $2 L(M’), or 
l p is a path starting in a gate that corresponds to a former noninput gate leading to 
some identity gate of a former input gate, 
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i.e., I = 1’ = 0, (x,s’, R, input) E L(M), ( x,s,A,input) $2 L(W), 3j, 1 <j<r-r’, p = 
p’[O]j, (x,s, p’,s’) E L(W). 
It is not hard to see that the first two cases of path queries can be decided determin- 
istically in logtime given the subroutine calls to ECLc for free. For the last case of 
queries though, nondeterminism is needed to guess the prefix p’ of p that describes 
the path in Ch. (Note that this problem does not occur in the AC case. Here path have 
length one, that is r = r’ + 1 must always be true, and the existential quantifier runs 
over just one element.) Hence, we conclude that {&} is ALOGTIME-ECL-uniform, 
if {CA} is (or NLOGTIME-ECL-uniform, if {CA} is DLOGTIME-ECL-uniform). 0 
Lemma 4.2. Let f be a function. Then the following holds for i, j 20: 
For any FNC’+j+‘( f ) (FAC’+j( f )) circuit family there exists an equivalent circuit 
family, where each circuit is a chain of length O(log’ n) of FNCj+‘( f) (FACj( f )) 
oracle gates. 
Proof. The proof of the AC case follows the same lines as the one for the NC case. 
We sketch the latter. Let {Cn} be an arbitrary FNC’+j+‘( f) circuit family. The circuit 
family {&} obtained from applying Lemma 4.1 to {Cn} has depth 
t = 2llognl$i+j+l)+c’ + 2llognl+k’ 9 
and a very regular structure. In fact, each of its levels, but the “set-off’ subcircuit, 
differ only in the level number in the gate names. We will essentially take the first 
d = 2maX(C’,k’)+t . (‘jlO.W$0’+1) 
levels of D, to form a new FNCj+'(f) circuit family (0;) for a function h. We 
change the last level slightly by providing separate gates for each oracle output. Then, 
on input of level, of circuit D,, the function h computes level,.+d of D,. 
More precisely, the circuit 0; consists of levels, levelo, /eveIt . . . , held of D,, and 
a further leV&+t that (similar to levela) contains one gate (d + 1, s, 0) for any non- 
oracle gate s of D, and a sequence of gates (d -I- 1, o, 1) for any oracle gate o of 
CA, 16 l<fan-out(o). All gates of level0 are input gates, and all gates of /e&d+, 
are output gates. The interconnections between the levels are the same as in D, for 
the levels 0 up to d (see Lemma 4.1) and for let& and /eveld+t any gate g(d,& 
is the input of gate g(d+l,&). We may assume that {Dh} has p’(n) = 2’og(p(“)) + n 
input (and output) gates, where p(n) denotes the number of gates in the set-off part 
of D,. (This can always be achieved by dummy gates.) It is not hard to see that this 
circuit family {Dh} is ALOGTIME-ECL-uniform, if D,, is: we can construct a logtime 
machine M’ that on inputs (n’, g, p, y) with x’ of length 2 t”s(p@))+n, basically simulates 
the logtime machine for ECLb on inputs (2+‘, g, p, y) resolving the necessary type 
and path queries. 
Now consider the following chain of oracle gates 01,02,. . . , ologl n for h with each 
p’(n) inputs and outputs: Feed the input x = x1 . . .x, into the first n inputs of or for 
1 <r < log’ n. For the first oracle gate (r = 1) set the remaining inputs to the constant 
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0. For the other oracle gates (r 22) interconnect the jth output of or with the jth input 
of o,+r for all n + 1 <j < p’(n). Select the outputs corresponding to the output gates 
of D, from the last oracle node ologin as relevant outputs for the chain, It is not hard 
to see that the function computed by the chain of oracle nodes is equivalent to the 
function computed by D,, and hence by C,,. 0 
5. Decomposing NC’+‘(F) and AC’(B) 
The main result of this section is the decomposition of the relativized AC and NC 
hierarchies in terms of adaptive DLOG’TIME reductions. More specifically we show 
the following: 
Theorem 5.1 (main). Let 9 be an arbitrary function class. The following holds for 
i,jaO: 
(i) NC’+j+l(%)=DLOG’TIME (FNCj+‘(%))=NC’+‘(FNCj+’ (9)) 
(ii) AC’+j(%)=DLOG’TIME (FACj(%))= AC’(FACj(%)). 
In particular, this yields a new characterization of the unrelativized NC and AC hier- 
archies in terms of DLOG’TIME reducibility (with %={id}). 
Corollary 5.1. The following holds for i>O : 
(i) NC’+’ = DLOG’TIME (FNC’), 
(ii) AC’ = DLOG’TIME (FAC’). 
As another corollary we obtain an answer to the question raised by Wilson in [26] 
“Under which circumstances do relativized NC”’ and AC’ coincide?’ that generalizes 
previous answers to this question [3,6]. 
Corollary 5.2. Let % be an arbitrary function class. Zf AC’(%) = NC’(%), then 
AC’(%) = NC’+‘(%) for all i>O. 
The proof of the main theorem follows along the same lines for the NC case (i) 
and the AC case (ii). It consists of three lemmas that we present for the case (i) only 
(which is a little more involved than (ii)). The main theorem follows from Lemmas 
5.3 and 5.4 (the left to right inclusions) and Lemma 5.5 (the right to left inclusion). 
The first lemma states that an NC’+jj+’ circuit can be decomposed using DLOG’TIME 
reducibility. The proof uses the normal form Lemma 4.2 of the previous section that 
provides a representation of an NC i+j+l(%) circuit as a chain of oracle nodes for a 
function in NCj+‘(%). 
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Lemma 5.3. Let f be a function. Then the following holds for i, j 80 : 
NC’+j+‘( f) C DLOG’TIME(FNCi+‘( f )). 
Proof. Let A be a language accepted by an ALOGTIME-ECL-uniform circuit 
family {Cn} in NC’+j+’ with oracle gates for a mnction f. Let each circuit C,, 
have depth c log’+j+’ n for some constant c and size p(n) for some poly- 
nomial p. 
For i = 0 the proof is trivial. We define the oracle function as the characteristic 
function of A, i.e., CA(X) = 1, if x E A; and CA(X) = 0, otherwise. Then a constant 
time-bounded machine M on input x simply enters the query state and afterwards reads 
the leftmost bit of the answer tape. M accepts iff the answer is 1, otherwise it rejects. 
For i > 0, we know by Lemma 4.2 that there exists a simple chain of log’n oracle 
nodes for an ALOGTIME-ECL-uniform FNCi +’ function h that computes A. We can 
use h as a functional oracle for a DLOG’TIME-machine A4 with p’(n) bounded oracle 
query and answer tapes, where p’ denotes the polynomial that corresponds to the 
number of input gates of the circuit DA of Lemma 4.2 for h. A4 can simulate the chain 
using its oracle query mechanism. To control the depth of the chain M on input x 
of length IZ first initializes a unary counter to log’n. Then M queries and with each 
query decrements the counter. When the counter is 0, M reads the bit of the oracle 
answer tape that contains the output gate value of the circuit of h (we may for example 
assume to be the last bit). It is not hard to see that the behavior of M’s oracle query 
mechanism simulates the chain of oracle nodes, when the first query of M is x$J”(IxI)-IXI 
(since x padded up to p’( Ix 1) is initially written on the query tape, for this A4 writes 
simply p’(n) in its query index tape and then queries) and the circuit DA interprets the 
$-symbols as 0. 0 
The second lemma shows that adaptive DLOG’TIME reductions can be simulated by 
NC’+’ circuits. The proof follows Ladner’s simulation of a sequential machine by a 
boolean circuit [18] that can be modified to integrate the indirect access to input and 
oracle query and answer tapes. 
Lemma 5.4. Let f be a function. Then the following holds for i 30 : 
DLOG’TIME(f) C NC’+‘( f ). 
Proof. Let A be in DLOG’TIME(f). Then there exists a c log’ n-time bounded indirect- 
access machine M with p(n)-space bounded oracle query and answer tapes that decides 
A with oracle function f. For simplicity , let n = 1x1, pi = 21P@)l and tl = 21c10s’nl. 
Based on Ladner’s simulation of a Turing machine computation, we construct a boolean 
circuit C,, that simulates the evolution of the tapes contents of machine A4 on input x 
of length n during tl computation steps. The circuit C,, consists of a chain of tl + 2 
subcircuits, of which the first subcircuit computes the function INITIAL(x) that deter- 
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mines the initial configuration of M on input x, the following t/ subcircuits compute the 
function TRANSITION(y) that applies the transition function of M on a configuration 
y to obtain the following configuration, and the last subcircuit computes the function 
ACCEPT(y) that determines whether y is an accepting configuration. Then, clearly, 
C, accepts x if and only if M on input x reaches the (unique) accepting state of M in 
at most c . log’n d tl steps, which is the case if and only if M accepts x. As usual a 
configuration is determined by the contents of all tapes, head positions and the current 
state of M. The main difference with respect to Ladner’s simulation is that M has 
access to a functional oracle f and indirect access to the input and to the oracle query 
and answer tapes. Hence TRANSITION(y) makes use of the following subfunctions 
that handle the indirect access and the oracle queries: 
READ-INPUT(y) computes the bit of the input addressed by the content of the 
input index tape of configuration y. It identifies the padding part of the input index 
tape, determines the value r contained in the input index tape, and outputs the content 
of the rth cell of the input tape, if 1 br <n - 1, or outputs l_ (i.e., undefined), 
otherwise. 
WRITE-QUERYb(y) computes the contents of the query tape of configuration y. It 
identifies the padding part of the query index tape, determines the value r contained 
in the query index tape and outputs the contents of the query tape with the rth cell 
set to b, if 1 <r d pi - 1, or outputs J- (i.e. undefined), otherwise. 
READ-ANSWER(y) computes the content of the cell of the answer tape adressed 
by the contents of the answer index tape of configuration y. (It is defined analogously 
to READ-ZNPUT( y).) 
QUERY(y) computes from the contents of the oracle query tape of configuration y 
the (relevant) value of the oracle function f. For this, it determines for all possible 
lengths k, 1 bk 6 pi, of oracle queries the value f (v, . . . ok), identifies the relevant 
part r of the oracle query tape by computing the contents r of the query index 
tape, and returns the answer of the oracle query f (v, . . . v,) concatenated with the 
appropriate padding, if 1 <r 6 PI, or returns I, otherwise. 
is not hard to see that the functions INITIAL, ACCEPT, READ-INPUT, WRITE- 
QUERYb, and READ-ANSWER can be computed by NC’ (or even AC’) circuits, 
and the function QUERY and TRANSZTZON by NC’(f) (or even AC”(f )) circuits. 
Since C, is hence a chain of t[ + 2 NC’(f) circuits, it has a total depth of O(log’+’ n) 
and consequently is an NC’+‘(f) (or even AC’( f )) circuit, whose ALOGTIME-ECL- 
uniformity of {C,,} follows easily from the simplicity of the circuit for TRANSITION. 
The third lemma shows how to join the circuits of the oracle gates with the main 
circuit to obtain just one circuit. 
Lemma 5.5. Let f be a function. Then the following holds for i, j >/O : 
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Proof. Let {Cn} be an NC’+‘(g) circuit family with oracle gates for a function g E 
FNCi+‘(f); and let {On} be the FNCi+‘(f) circuit family for g. Let C, have size 
p’(n) and q’(n) output gates, and let 0, have size p”(n) and q”(n) output gates, for 
some polynomials p’, q’, p”, q”. We construct an NC circuit family {CL} that results 
from {Cn} by substituting each oracle gate g of C, with fan-in(g) = m by the circuit 
O,,,, changing the input and output gates of 0, by identity gates. To ensure uniformity, 
the gate name of a gate g in Ci will indicate whether g is a “copy” of a gate in C,, 
and of which gate, or whether g is a new gate in the subcircuit which substitutes an 
oracle gate of C,, and which is the corresponding oracle gate. For simplicity, we denote 
in the following the fan-in of a gate gr of C, by k,. 
The gate numbers in CL are given by pairs (r,s) with 0 <r <21P’(“)l + q’(n) - 1 
and O<S<~~P”(~~)I + q”(k,) - 1, if r # 0, or O<s<2lP’@)l + q’(n) - 1, otherwise, as 
follows: 
g(c,r) denotes the copy of a non-oracle gate gr of C,, which has the same type as 
gr- 
g(r,s) denotes a copy of gate gS of the circuit &, which substitutes the oracle gate 
gr of C,. If gS is of type input, output the type of g(r,S) is identity. Otherwise, glrs) 
has the same type as gS. 
The inputs of g(o,r) are defined depending on g,. in C,. If gr,, the left (right) input 
of gr, is a non-oracle gate then g(o,rl) is the left (right) input of g(o,r). If gr, is an 
oracle gate and its kth output is the left (right) input of gr, then g~r,,21P~~(~~,rl)l +k_ ,) is 
the left (right) input of g(o,r). 
The inputs of glrJ) for r # 0 are defined as follows: 
Case 1: gS is an input gate and gl is the s + 1st input of gr. If gl is a nonoracle 
gate then g(o,r) is the input of glrs). If gl is an oracle gate and its tth output is the 
s + 1st input of gr then g~l,21P~~ct,,l+t_-lj is the input of gtrs). 
Case 2: gS is an output gate. If g1 is the input of gs then glr,,) is the input of glrs). 
Case 3: gS is an internal gate. If g1 is the let? (right, rth) input of gS then g(r,l) is 
the left (right, rth) input of glrs). 
It is not hard to see that {Cn} and {CL} are equivalent since we only have substi- 
tuted the oracle gates by the subcircuit which computes the oracle function with the 
appropiate fan-in. Furthermore, {CL} is an FNC’+j+’ circuit family: the size is bounded 
by O(p’(n). p”(p’(n))), and the depth is bounded as follows (see [26, Theorem 3.11): 
Any path from the input to the output in C, has depth O(log’+’ n), so the series of 
queries 41,. . . , qk on any path must satisfy Cf=, log (qrl <c log’+’ n, for some constant 
c. Each query q/ has length at most polynomial in n, so log )ql( <d log n, for some 
constant d. Any path in the subcircuit corresponding to query qi contains a series of 
queries 41,). . . qr,, , to the oracle f that satisfy Cf=, log [qr, 1 Gc’ log’+’ lq,( for some 
constant c’. Hence after replacement in the new circuit the length of the path will be 
the maximum of log’+’ n (corresponding to the part excluding the oracle queries) and 
~~log~q,,~~~~C’log’+1~qi~~c’lo~n~log~q,~Qc’clogi+~+1n. 
I=lr=l 
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Since j > 0, we have i + j + 13 i + 1, so the depth of the entire path is bounded by 
o(log’+j+’ n). 
It remains to prove that {CL} is ALOGTIME-uniform. Let MC and MO be the 
ALOGTIME machines that accept ECLc and ECLo, respectively. We will describe the 
acceptance behaviour of an ALOGTIME machine M’ that accepts ECLc,. Again (as 
in the proof of Lemma 4.1) we distinguish type queries and path queries. Type query 
inputs (x, g, 2, y) with 13~ ) = n can be decided in time O(log n) using appropriate easy 
subroutine calls to MC and to MO. For path query inputs (x, g, p, y), M’ has to verify 
that p is a path from g to y. Now paths may cross different subcircuits that correspond 
to the substituted oracles. In order to verify that p is a correct path in CA, M’ guesses 
a decomposition ~1, ~11,. . , pm, pm!, 01,. . . , o, of p into subpaths pi that belong to the 
main circuit C,,, 4-tuples oi that correspond to oracle gates in C,,, and subpaths p,l in 
the circuits 0,, that are substituted for the oracle gates oi. M’ accepts its path query 
input (x, g, p, y) if and only if 
l (1) all the guessed subpaths pi, pil have correct length and all guessed 4-tuples 0: 
characterize an oracle gate in C,,; 
l (2) PlOl . . . p,,,o,,, is a path in C,,; and 
l (3) for all 1 <i <m, pit is a path in the subcircuit that substitutes the oracle gate 
characterized by oi. 
The conditions (l), (2), and (3) are more precisely given by the three predicates 
DECOMPOSITION, PATHc, and PATHo, which are defined as follows: Let g = 
(r,s) and y = (r’,s’), and pc = plol . . . pmorn with oi = [ki,k;, ini, outi]. 
(1) DECOMPOSITION(p,pl,pl, ,..., p,,,,pmf,ol ,..., o,,,,g,y) E TRUE 
if and only if 
l p has an appropriate length and is correctly decomposed, 
i.e., IPI <2log(p”(p’(n))p’(n)), p = pipi’ . . . PmPd; 
l for all i, 1 < i < m, oi characterizes an oracle gate, i.e., oi = (ki, k:, ini,o@), and 
O<ini<ki - 1, O<outi<k; - 1, Ikil< log(p”(p’(n))), Ik;l<lq”(ki)l; 
l for all i, 1 < i < m, Ipi’ I> log(ki), since pi! is a path crossing a subcircuit corres- 
ponding to an oracle gate characterized by oi; and 
l either (i) pl # A, pm! = ;i, o, = I, r = r’ = 0, and 
both gs and gsl are nonoracle gates, or 
(ii) p1 # 2, p,,,t # 1, o, # i, r = 0, r’ # 0, and 
gs is nonoracle and gr/ is oracle gate, or 
(iii) p1 = 1, pm1 = 2, o, = 2, r # 0, r’ = 0, and 
gr is oracle and gsc is nonoracle gate, or 
(iv) p1 = 2, p,,,t # A, o, # I, r # 0, r’ # 0, and 
both gr and g,.J are oracle gates. 
The condition Ipit I > lOg(ki) means that each path from an output node to an input 
node of a subcircuit substituting an oracle gate of C, has at least logarithmic length, 
which we may assume by Lemma 4.2. (When such subpaths are substituted by oi, we 
obtain a path plol . . . pmom in C,,. Without this condition it could be the case that 
a path pi? of constant length corresponds to a subcircuit with a polynomial number 
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of inputs, i.e. jkil = O(log n), and then pit contributes to 1 pi by a constant, while oi 
contributes to (pc 1 by a logarithm and hence in the worst case I PC/ = O(log’ n).) 
It is not hard to see that DECOMPOSITION can be computed in time O(logn). 
(2) PATHc verifies that pc is a path in C,,. Since lpi) I > log(ki), we have 1~~1 =
O(logn), but it can be the case that Jpcl > 2log(p”(p’(n))p’(n)). Then pc will be 
divided into a constant number of subpaths pci of length at most 2 log( p”( p’(n))p’(n)). 
PATH& PC, g, y) z TRUE if and only if either 
Case 1: lpcl<2 log(p”(p’(n))p’(n)) and (x,k, PC, I) E L(Mc) with k = r, if r # 0, 
otherwise k = s, and 1 = r’, if r’ # 0, otherwise 1 = s’; or 
Case 2: lpcl > 2 log(p”(p’(n))p’(n)) and there exist pc,, . . . pc,, gc,, . . . gc, such that 
all of the following three conditions hold: 
0 lpc,I =...= Ipc,_, I = 2 bdp”(p’(n))p’(n) and Ipcrl ~2 log(p”(p’(n))p’(n)); 
l SC0 = r, if r # 0, otherwise gco = s, and gc, = r’, if r’ # 0, otherwise gs = s’, and 
for all i, l<i<t, lgc,I<lp'(n)l; 
l for all i, 1 did& (x,gCi_,, pC,,gCi) E W&7). 
Since the number of paths pc, is constant, and the time needed to simulate n/r, is 
O(logn), PATHc can be computed in ALOGTIME (with respect to n). 
(3) PATH0 verifies that pit is a path in the subcircuit corresponding to an oracle 
gate of C,, characterized by the 4-tuple oi. More specifically, PATH0 has to consider 
the following four cases: 
Case 1: pi/ is a path that crosses the subcircuit, i.e., pi # 2 and pi+1 # 2; 
Case 2: pi/ is a path from an internal gate to an input gate of the subcircuit, i.e., 
pi = 1 and pi+1 # 2 (this implies i = 1); 
Case 3: pit is a path from an output gate to an internal gate of the subcircuit, i.e., 
pi # 1 and pi+1 # 2 (this implies i = m); 
Case 4: pit is a path between two internal gates of the subcircuit, i.e., pi = pi+1 = 2 
(this implies i = m = 1). 
Since all cases can be treated in a similar way, we will only consider the first case 
for PATHo, in which it is verified pi/ is a path from the output outi to the input ini 
in the circuit 0,. If Ipi/ I > 2 log( p”(ki)) then subpaths pi,! between gates gi,_l and 
gi, are guessed and by simulating the machine MO it can be verified whether pi,1 is 
correct. 
PATHo(pil,oi) E TRUE if and only if either 
Case 1: lpi/I 62 log(p”(ki)) and (2kz-1,ini, pi,2”“(L)’ + outi - 1) E L(Mo), or 
Case 2: (pi/ I > 2 log(p”(ki)) and there exist pi,r,. . . , pi,‘, gi,, . . . , gi, such that 
l giO = 2’J”‘(ki)’ + OUti - 1, gi, = ini - 1, and 06 ]gi,l< Jp”(ki)(, 
0 Ipi,ll=...= Ipi,_,~l = 2 log(p”(ki)), lpi,! ( 62 log(p”(k))v 
l PiI = pi,’ . . . pi,!, and 
l for all j, 1 <jQt, (2t-1,gi,_,,pij,,gi,) E L(Mo). 
The computation time for this second case is O(tlkil). Hence it is not hard to see 
that PATH0 is computable in ALOGTIME (with respect to n). 
We can conclude that the desribed machine M’ is an ALOGTIME machine, and that 
hence {Ci} is ALOGTIME-ECL-uniform. 0 
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